Abstract-This paper describes the synthesis method and implementation in 65-nm CMOS technology of a compact analog phase-shifter (PS) dedicated to 24/28 GHz applications. This PS delivers a phase shift continuously tunable from 0 to 55° and is particularly suited for on-chip or in-package phased-array antenna. The proposed topology, which is based on an all-pass circuit that includes coupled microstrip lines and varactors as tunable components is intrinsically compact and shows an interesting phase-range vs capacitance-variation ratio.
I. INTRODUCTION
In order to achieve even higher data rates while ensuring a continuous growth of the number of connected devices (smartphones, IoT, …), the future wireless networks, e.g. 5G, will use new frequency bands beyond 6 GHz. For example, in the United States, FCC [1] has allocated frequency bands mostly between 24 GHz and 60 GHz. But, 5G mm-wavechannels have been characterized and qualified as unfavourable, which has compelled researchers to develop specifically designed antenna arrays with highly directional and reconfigurable beams in order to balance the link-budget between transmitters and receivers [2] . Several teams have already developed -or are still developing -MIMO or antenna array modules with big efforts on integration and size reduction. The compactness issue is particularly problematic while mm-wave low frequency bands (i.e. at 24/28 GHz) are under consideration. In this paper, the design of an ultracompact 45° analog phase shifter integrated in 65-nm CMOS technology is proposed to solve the compactness issue. Conventionally, distributed elements (transmission lines) are used beyond 60 GHz in integrated technologies, but here, an inherently compact coupled line phase-shifter topology allows such a distributed approach to be relevant at 24 GHz. Moreover, analog phase shifter with continuously tunable phase states is relevant for several reasons: i) if required, it can easily be turn into switched/digital phase shifter, ii) many applications require a complementary last-level phase-shifter stage to precisely compensate for antenna array impairments or adjust post-correction phase weight, iii) massive MIMO antenna modules rely in theory on a dedicated RF chain per antenna element, which is not suitable for practical large arrays, then, hybrid beam-formers that include both analog and digital phase shifters are under investigation to provide a more realistic trade-off between performance, power consumption and cost.
The paper is organized as follows: after detailing the phase-shifter architecture principle, the essential synthesis equations are provided. Then, the main design steps towards its integration in 65-nm CMOS process are described. Finally, the simulated and experimental results are presented and a discussion is provided.
II. PHASE SHIFTER PRINCIPLE
The proposed analog Phase Shifter (PS) (Fig. 1) can be either considered i) as a Schiffman PS [3] combined with an all-pass lumped topology in order to introduce tunability through varactors, or ii) as a Hayashi all-pass PS [4] where the transmission lines are coupled to improve the phase shift variation thanks to this more freedom degree. A previous study [5] - [6] has validated this approach of Coupled-Lines All-Pass (CLAP) PS and has shown that choosing the coupled-lines
provides a wide phase variation for a given / varactor capacitance ratio while being matched over a wide bandwidth. Hence, in [5] - [6] , about 200° of phase shift variation was demonstrated for a single cell for / = 10, which is about twice the phase variation obtained by Hayashi's PS and RTPS (Reflection Type Phase Shifter) which is particularly promising for CMOS implementation. Of course, by operating at  /8, the area size is theoretically reduced by 50% compared to Hayashi's PS [4] or RTPS with hybrid coupler. This size reduction also contributes to mitigate insertion loss for identical varactors and thus to maximize the figure of merit (FoM) defined as the ratio between the maximum phase shift and the maximum insertion loss.
Here, the CLAP PS design focuses on a band that encompasses 5G lower mm-wave bands from 24.25 to 28.35 GHz. By using classical even-and odd-modes analysis for the proposed PS ( Fig. 1 ), S21 phase is expressed as follows [7] :
where and are the even-and odd-modes characteristic impedances of the PS, is the port reference impedance (i.e.
50 Ω),  is the electrical length of the coupled line, and , are the capacitance of the varactors, respectively. S11 general expression cannot be easily simplified excepted for quarterwavelength coupled lines ( = 90° at the working frequency ):
Then, the PS can be perfectly matched for the following ratio between the varactor capacitances:
Synthesis equations (2)- (3) at  / 4 are only applied to provide the initial level of the PS synthesis to be used in the design and optimisation process. For the most interesting integer capacitance-ratio, / = 2, the PS inputs are matched for
. Z .
In 65-nm CMOS, the varactor capacitance ratio / is restricted in practice to approximately 2 when the highestfactor is targeted. The goal herein is a continuously tunable phase shift of 45° at least with an error of ±5° and loss variation below ±0.5 dB over the whole bandwidth. The characteristic parameters obtained after a first step of design in schematic circuit software are given in Fig.1 .
Varactors
Coupled lines To illustrate the interest of CLAP PS to be implemented in CMOS technology with rather small varactor capacitance variation, a comparison of raw configurations of CLAP-PS with Fig. 1 characteristics, and RTPS (with a four-port hybrid coupler and two loads with single varactor) and Hayashi's PS is put forward under an identical initial set: i.e. same ratio of varactor capacitance, / = 2, and for a working frequency at 28 GHz.
Simulation results are given in Fig. 2 . The CLAP PS exhibits a maximum phase variation of 80°, which is almost twice the value from the two other analog PS. Moreover, the circuits are matched from 24 to 30.5 GHz for RTPS, from DC to 35 GHz for Hayashi's PS and from DC to 70 GHz for CLAP PS, respectively. Hence, under these basic configurations, the CLAP PS exhibits a much wider bandwidth.
III. 65-nm CMOS PS DESIGN, SIMULATIONS AND
MEASUREMENTS The schematic depicted in Fig. 3 corresponds to the actual CMOS implementation with two varactors in series to get . This allows both a simplification of the biasing networka single biasing voltage is required -and also C'1 and C2 can be chosen among available varactors with equivalent variation of their quality factor, Q (cpo12nw in 65-nm CMOS Design Kit (DK) from STMicroelectronics).
The circuit was optimized using ADS, HFSS and Cadence simulation softwares. The main design steps consisted in: i) an optimization in ADS of ideal coupled lines associated with varactors having variable quality factors extracted from the DK (Design Kit), ii) a new round of optimization of the varactor values among the available possibilities of the DK was run while taking into account the S4P parameters of the coupled microstrip lines obtained from HFSS.
For more reliable results, a specific model of the stacked layers was developed in HFSS that allows the optimization of coupled-line widths and slot to fit with the intended even-and odd-modes characteristic impedances. 
Parameters Values
Line dimensions The coupled microstrip lines were designed on Alucap metal layer (made of aluminium), which is the thicker metallic layer on 65-nm CMOS technology, to minimize metallic lossses while the bottom layers M1-M2 were used for the ground. The main features of the final optimized PS are described in Table I together with a summary of the performance obtained in simulation.
The total size of the chip area is of 0.98 mm 2 including testing pads, whereas the core size only features 0.28 mm 2 . Table I differs from the initial synthesis values due to the optimization goals that mainly focus on phase and insertion-loss flatness over the considered bandwidth.
PS characteristics indicated in
The measurements were performed for a DC bias sweep ranging from -1.9V to 1.5V as depicted in Fig. 4 . The measured results shows a continuous phase shift up to 55° with a maximum phase deviation particularly small of ±0.64° (reduced below ±0. 4° in the range from 0 to 45°); an input and output return loss better than 13.6 dB, and an insertion loss of 4.3dB ±0.7dB (3.9dB ±0.3dB in 0-45° range). First, it should be pointed out that measured and simulated results are in good agreement. The phase flatness is even better in measurements than in simulation. The varactor quality factor seems to have been overestimated in simulation as evidenced by measured insertion loss with about 1 dB in excess from expectation.
A comparison of previously published integrated analog PS is proposed in Table II . A raw analysis of Table II indicates that the obtained figure of merit is among the stateof-the-art values of analog phase shifter with the smallest phase and insertion loss errors. However, RTPS [8] - [11] provides the higher FoM and a wider phase shift variation but only by using more varactors and for a higher complexity level. Moreover, as illustrated in [11] and by our proposal, increasing the bandwidth and reducing phase and insertionloss errors will inevitably result in degrading the maximum phase variation and thus the FoM. IV. CONCLUSION In this paper, a 24/28 GHz Coupled-Lines all-pass network was designed and implemented in 65-nm CMOS technology. It has demonstrated an interesting trade-off between relative phase-shift variation for a small / varactor capacitance ratio, phase and insertion loss flatness. Indeed, the PS achieves a 55° continuously tunable phase shift with a phase variation smaller than ±0.64° and insertion loss variation below ±0.7 dB over the tuning range and for the whole of the considered bandwidth.
The layout is intrinsically compact and could be further shrinked by using meandering microstrip coupled lines or by designing the coupled section on slow-wave coupled CPW lines [11] . Using switched capacitance networks with high quality factor can also be promising in association with this PS topology.
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